Altera_ForumHonored Contributor17 years agoProgram MAX3000 without JTAG? Hi, I'm going to use the MAX3000A (EPM3032A) in a project and I need 34 i/o ports so I will have to disable the JTAG port and use the four JTAG pins as I/O. I've found the setting in Quartus t...Show More
Altera_ForumHonored Contributor16 years ago --- Quote Start --- I suppose during. I'll check occasionally. --- Quote End --- What results? Anyone knows a time diagrams for it?
Recent DiscussionsPart Status requestAgilex 7 DDR4 Reset and ADDR/CMD Clock PCB Implementation Documentation DiscrepancyVcm for the clock input pins of agilex5 E-series FPGA A5ED065BB32AE5SR0Arria 10: Remote Update Factory Fallback won't work & Watchdog does not triggerIBIS models GTS banks agilex 5E