process to include a text file in vhdl testbench

Question

sir,

i want to include a text file in my testbench code. but i don't understand how to include this?? i come to know to include

"use std.textio.all;

use IEEE.std_logic_textio.all;"

should i have to decare this package manually??? plz help me.:cry:

altera_forum · Answer

thats all you need to include. But remember you cannot compile a testbench in quartus. You can only run it in modeslim. Textio does not work in quartus.

Forum Discussion

process to include a text file in vhdl testbench

1 Reply

Recent Discussions

Does direct connection of two AXI4 Masters to DDR Slave support auto-arbitration on Agilex 5?

nSTATUS is sometimes asserted low during Agilex-F configuration when operating in PMBus slave mode

Agilex5 Engineering Silicon

Max10 Security Bit

MAX 10. No 3.0 V Schmitt Trigger I/O standard