Problem with Stratix II GX and Stratix III overheating

Question

My FPGA gets really hot before configuration. I've checked my power pins, and they are all connected to the correct supplies which are all within tolerance. all unused pins are " to "As input tri-stated with bus-hold circuitry" (I try also "As input tri-stated with weak pull-up resistor"). Any other suggestions?

altera_forum · Answer

--- Quote Start ---

My FPGA gets really hot before configuration. I've checked my power pins, and they are all connected to the correct supplies which are all within tolerance. all unused pins are " to "As input tri-stated with bus-hold circuitry" (I try also "As input tri-stated with weak pull-up resistor"). Any other suggestions?

--- Quote End ---

I have met the problem. The reason is that the 1.1V power was bad .

altera_forum · Answer

--- Quote Start ---  The reason is that the 1.1V power was bad .  --- Quote End ---    What does it mean?

altera_forum · Answer

I used the oscilloscope measurng the 1.1V power and found it was not clean.

Forum Discussion

Problem with Stratix II GX and Stratix III overheating

3 Replies

Recent Discussions

Agilex 7 F Series Transceiver Pins Allowed Voltages During Powerup/When Unpowered

LTC Connector DE10-Standard FPGA

QSPI DDR Interface with Cyclone10LP: Maximum frequency

System PLL of Agliex5 PCIE example design cannot be locked after configuration

MAX 10 FPGA POR trip Levsl and tRAMP