Forum Discussion
Altera_Forum
Honored Contributor
15 years agoProblem with port mapping in Quartus
Hello, I am trying to model a two dimensional array of registers using port mapping in quartus. I have first designed a five stage shift register for which I am getting the desired result i.e., th...
Altera_Forum
Honored Contributor
15 years agoJust had another thought - you should not put the following line inside the clocked process:
output <= temp(4); It should be on a line of its own outside the process.