Forum Discussion
Altera_Forum
Honored Contributor
14 years agoOne more question if I choose put a pipeline delay in the mux , a clock input is created , can I short sel and clock together ? As I connect AD9481 to Cyclone III , It has a clock output , when rising edge indicate channel A is generated and when falling edge indicate channel B is generated .