Altera_ForumHonored Contributor10 years agoProbing signals of MAX V CPLD Hi, I am working on MAX V CPLD and I require to probe some of the signals of CPLD. I have come to know that I cannot use signal tap analyzer as it requires on chip RAM. How can I go about d...Show More
Recent DiscussionsDK-DEV-AGI027-RA QSPI Verification FailsCyclone 5 SoC FPGA Bank Supply PrerequisiteAGILEX 5 Migration issueTo INTEL - Request for Compliance Data from Analog Devices, IncArria 10 GX RX max intra-differential pair skew