Altera_ForumHonored Contributor15 years agoPower and ground pin decoupling capacitors Hello everybody, In the Max II CPLD manual required Power and ground pin decoupling capacitors requirements are stated as follows: Board Decoupling Guidelines: Decoupling require...Show More
Altera_ForumHonored Contributor14 years agotypically IBIS or HSPICE models are used, but i don't know if Nanosim supports them
Recent DiscussionsArria 10 GX RX max intra-differential pair skewMAX10 Bitstreams AuthenticationCyclone 10 GX development board collateralsAgilex 7 FPGA Availability on Cloud Platforms (AWS, Azure, GCP)?AGRW027R28A2I2V Thermal Model