Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
9 years ago

PLL performnce

Hi, I'm using a Cyclone III device, in which I'm entering a 24MHz clock into a global clock, wanting to multiply it by 4 to receive a 96MHz. I'm configuring a mega-function to use the PLL. ...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
9 years ago

If you refer to clock jitter, please report your results completely. ppm isn't a usual jitter quantity. If you mean something else, please clarify.

The output of FPGA PLLs (same with microprocessor PLLs) doesn't show particularly low jitter. That's no problem in usual digital applications, but you won't drive a RF ADC with a FPGA PLL if phase noise matters.