PLL outputs on 3.3V IO bank of CycloneIV

Hi : Is it allowed to configure pll clock outputs as differential mode when the bank IO voltage is 3.3V. If so, does VCCA provide the +2.5V for this kind of LVDS mode? Is it sa...