PLL output delay

Hi :

I am using the PLL of Cyclone. The mode I choose is no compensation.

I have a question:

What is the delay from the external input clock pin to the internal output port? The output port is connected to the internal clock network and will be divided. Finally, the devided signal is output from the IO port.

So the delay is need to be known or estimated beforehand.

Thanks in advance!