Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
18 years ago

PLL CLK OUTPUT I/Os

I'm using one PLL on my Cyclone III device to generate two CLKs with a 50MHz oscillator as input. From the literature it seems that CLK output c0 can be fed directly to one of the PLL CLKOUT pins. My...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
18 years ago

With Cyclone III, you have the option to clock the second PLL from the same input (or to chain PLLs). This option involves additional clock uncertainty and jitter, as when using a non-dedicated clock output. But both variants are probably sufficient for many applications.

For maximum clock performance, both PLLs should be clocked directly from an external distribution buffer, preferably with a differential I/O standard.