Forum Discussion

Honored Contributor

8 years ago

pin assignment problem

Hi, I am new to quartus ii. I have created a bdf file instead of verilog/vhdl . i am taking input through terasic data conversion card and through sma cable i am giving a sine wave but i am not...

Altera_Forum

Honored Contributor

8 years ago

You pin planner screenshot shows locations for the pins.

Where does the file you used to import the pin locations come from? Can you share it?

What do you mean by "it doesn't accepts."?

Forum Discussion

pin assignment problem

Recent Discussions

EP4CE22F 256 net length report not found

Quartus Prime that automates the task We're building a complex SoC design targeting an Agilex 7 device and need to integrate multiple IP cores with custom logic. What is Quartus Prime Platform Designer, and what are its key capabilities for system-level integration?

Unable to Generate Valid PAM4 Eye Diagram and BER Measurements on Stratix 10 SI E-Tile Native PHY_FA

Cyclone V SE Pulldowns on QSPI I/F. Why?

Stratix III FPGA Development Kit