Open Side Menu
Skip to contentBrand Logo
Forums
BlogKnowledge BaseAltera.com
RegisterSign In
  1. Altera Community
  2. Forums
  3. FPGA Device

Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
9 years ago

Pcie link training failed (CycloneIVGX)

Hi all! I have problem with link training between FPGA(CYIVGX) and DSP. DSP: Ltssm alredy located at state 0x00 and 0x01 (detect.quiet and detect.active). FPGA: Ltssm alredy located at s...
multiple-attachments.zip211 KB
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
9 years ago

Here are the settings:

https://www.alteraforum.com/forum/attachment.php?attachmentid=12757 ,

https://www.alteraforum.com/forum/attachment.php?attachmentid=12758 ,

https://www.alteraforum.com/forum/attachment.php?attachmentid=12759 ,

https://www.alteraforum.com/forum/attachment.php?attachmentid=12760 ,

https://www.alteraforum.com/forum/attachment.php?attachmentid=12761 .
multiple-attachments.zip291 KB

Recent Discussions

  • BXion2's avatar
    5AGXFB7K4F40C5G
    1 day ago
    BXion2
  • BrianSune_Froum's avatar
    Cyclone V SoC 5CSXC6 Series GXB Utilization and Limitations
    1 day ago
    BrianSune_Froum
  • sbj's avatar
    Quartus and power domain
    1 day ago
    sbj
  • CaraChang's avatar
    MCD of AGFA006R16A2E3E
    1 day ago
    CaraChang
  • Deva1998's avatar
    Power-Down Sequence Requirements for the Agilex 7 F-Series(2x F-Tile) Devices
    1 day ago
    Deva1998
Contact Us
Altera YoutubeAltera YoutubeAltera Twitter
  • Company Overview
  • Newsroom
  • Our Leaders
  • Careers
Subscribe to Altera Newsletter

© Altera Corporation | Terms of Use | Privacy Policy | Cookies | Trademarks | PSIRT

Altera Logo