Open Side Menu
Skip to contentBrand Logo
Forums
BlogKnowledge BaseAltera.com
RegisterSign In
  1. Altera Community
  2. Forums
  3. FPGA Device

Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
9 years ago

Pcie link training failed (CycloneIVGX)

Hi all! I have problem with link training between FPGA(CYIVGX) and DSP. DSP: Ltssm alredy located at state 0x00 and 0x01 (detect.quiet and detect.active). FPGA: Ltssm alredy located at s...
multiple-attachments.zip211 KB
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
9 years ago

Here are the settings:

https://www.alteraforum.com/forum/attachment.php?attachmentid=12757 ,

https://www.alteraforum.com/forum/attachment.php?attachmentid=12758 ,

https://www.alteraforum.com/forum/attachment.php?attachmentid=12759 ,

https://www.alteraforum.com/forum/attachment.php?attachmentid=12760 ,

https://www.alteraforum.com/forum/attachment.php?attachmentid=12761 .
multiple-attachments.zip291 KB

Recent Discussions

  • MLars19's avatar
    Cyclon 5 tampering protection bit
    2 hours ago
    MLars19
  • Vraj-Talati's avatar
    COD (Country of Diffusion ) for part# '5M40ZE64I5N'
    3 hours ago
    Vraj-Talati
  • amolkumar's avatar
    Mentor Graphics PADS-compatible footprint/library file # A5ED065BB32AI4S
    20 hours ago
    amolkumar
  • masato1's avatar
    TSE MAC+PCS (SGMII, Cyclone 10 GX): mdio_out/mdio_oen never toggle, no matter what I write
    21 hours ago
    masato1
  • kw_arrow's avatar
    Drop-in replacement for EPCS64SI16N
    21 hours ago
    kw_arrow
Contact Us
Altera YoutubeAltera YoutubeAltera Twitter
  • Company Overview
  • Newsroom
  • Our Leaders
  • Careers
Subscribe to Altera Newsletter

© Altera Corporation | Terms of Use | Privacy Policy | Cookies | Trademarks | PSIRT

Altera Logo