Open Side Menu
Skip to contentAltera Community
Forums
BlogKnowledge BaseAltera.com
RegisterSign In
  1. Altera Community
  2. Forums
  3. FPGA Device

Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
10 years ago

Pcie link training failed (CycloneIVGX)

Hi all! I have problem with link training between FPGA(CYIVGX) and DSP. DSP: Ltssm alredy located at state 0x00 and 0x01 (detect.quiet and detect.active). FPGA: Ltssm alredy located at s...
multiple-attachments.zip211 KB
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
10 years ago

Here are the settings:

https://www.alteraforum.com/forum/attachment.php?attachmentid=12757 ,

https://www.alteraforum.com/forum/attachment.php?attachmentid=12758 ,

https://www.alteraforum.com/forum/attachment.php?attachmentid=12759 ,

https://www.alteraforum.com/forum/attachment.php?attachmentid=12760 ,

https://www.alteraforum.com/forum/attachment.php?attachmentid=12761 .
multiple-attachments.zip291 KB

Recent Discussions

  • Santoshmbca's avatar
    Request for details
    1 hour ago
    Santoshmbca
  • zhaoyun's avatar
    Check COD for EP4SGX180KF40C2G
    4 hours ago
    zhaoyun
  • Samson050514's avatar
    Arria 10 arria10-epe.xls
    5 hours ago
    Samson050514
  • sudip_paras's avatar
    Request for Technical Meeting – FPGA Selection, ADRV9029 Integration, and Procurement Support
    16 hours ago
    sudip_paras
  • glenenglish's avatar
    Missing AC characteristsics in A5E data sheet !
    Solved
    19 hours ago
    glenenglish
Contact Us
Altera YoutubeAltera YoutubeAltera Twitter
  • Company Overview
  • Newsroom
  • Our Leaders
  • Careers
Subscribe to Altera Newsletter

© Altera Corporation | Terms of Use | Privacy Policy | Cookies | Trademarks | PSIRT

Altera Logo