PCB design constrain issue

Hi Dears:

I found that the GXB pairs' space of ALTERA'a StratixIIGX's SI devkit were constrained to 35 mils, which confused me.

In normal, in my opinoin, this is constrain to about 10 mils. Why altera gave such large constrain.