peterbussNew Contributor1 year agooneAPI FPGA workshop from Wednsday 24 April Last wednsday I attended Intel OneAPI FPGA Workshop. I was able to complete most of the lab exercises ok. Up to assigning pins, then time ran out and the vm was closed. When I tried this lab on my ...Show More
aikeuRegular Contributor1 year agoHi peterbuss,I will close the thread if no further question.Thanks.Regards,Aik Eu
Recent DiscussionsQuartus lite 25.1 Altpll issuesBidirectional pin USB_RX with a pseudo-differential I/O standard must use the OEIN port of the nodeQuartus Prime Pro 25.1 fatal error during fitter: Windows "Efficiency mode" requiredInquiry regarding purchasing FPGA licensesCyclone 10 LP's Extended Industrial parts