peterbussNew Contributor2 years agooneAPI FPGA workshop from Wednsday 24 April Last wednsday I attended Intel OneAPI FPGA Workshop. I was able to complete most of the lab exercises ok. Up to assigning pins, then time ran out and the vm was closed. When I tried this lab on my ...Show More
aikeuRegular Contributor2 years agoHi peterbuss,I will close the thread if no further question.Thanks.Regards,Aik Eu
Recent Discussions5AGXFB7K4F40C5GCyclone V SoC 5CSXC6 Series GXB Utilization and LimitationsQuartus and power domainMCD of AGFA006R16A2E3EPower-Down Sequence Requirements for the Agilex 7 F-Series(2x F-Tile) Devices