Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
15 years ago

Number of reprogramming cycles

Hi, I am a beginner in using altera CPLDs. While going through the device handbook of MAX II and MAX V devices, I have seen that number of reprogramming cycles for these chips are limited to 1...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
15 years ago

--- Quote Start ---

Is it correct or not?

--- Quote End ---

It's a specification. Semantically, it's incorrect, because the number 100 is written under "Maximum" cycles, so strictly spoken, no minimum is guaranteed.

I would however expect a typical number of reprogamming cycles of 1000 or more. Practically, an issue could arise with development or prototype boards, because a production board won't be reprogrammed more frequently than a few ten times.

With MAX V, the UFM part of the flash memory has got a 1000 cycles specification for the commercial grade.