Altera_ForumHonored Contributor15 years agoNo ouput for Modelsim DDR SDRAM Simulation Dear all, In my modelsim simulation of DDR SDRAM write operation, I observed pulse in "local_write_request", "local_burstbegin", and changes in "local_address", "local_wdata", however, I didn'...Show More
Recent DiscussionsQuartus Prime Pro 25.1 fatal error during fitter: Windows "Efficiency mode" requiredInquiry regarding purchasing FPGA licensesCyclone 10 LP's Extended Industrial partsAgilex 7 F/I Series True Differential Input TerminationSolvedAgilex 7 F Series Transceiver Pins Allowed Voltages During Powerup/When UnpoweredSolved