Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
15 years ago

No ouput for Modelsim DDR SDRAM Simulation

Dear all, In my modelsim simulation of DDR SDRAM write operation, I observed pulse in "local_write_request", "local_burstbegin", and changes in "local_address", "local_wdata", however, I didn'...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
15 years ago

I was wondering if you had solved your problem with Modelsim, and if so, what did you do to fix it. I seem to be experiencing a similar problem. I'm seeing local interface reponses but nothing between the DDR controller and memory.

Thanks.