Altera_ForumHonored Contributor15 years agoNIOS is generating Read Signal Twice. Hi, There is a custom interface of NIOS with a device, having own DSP-Processor. Interface is 16-bit data bus. While reading the data NIOS is generating CSn and RD Enable twice. Please hel...Show More
Altera_ForumHonored Contributor15 years agoNot a flaw. It is declared in the Avalon Interface Specifications. Look my previous post.
Recent DiscussionsDK-DEV-AGI027-RA QSPI Verification FailsCyclone 5 SoC FPGA Bank Supply PrerequisiteAGILEX 5 Migration issueTo INTEL - Request for Compliance Data from Analog Devices, IncArria 10 GX RX max intra-differential pair skew