Altera_ForumHonored Contributor16 years agoNios II CPU with debug module not detected Hi I am new to Altera's design flow, so please bear with me. I have a DE3 board from Terasic with the Stratix III EP3SL150F1152C2N FPGA. Using SOPC builder, I created a system containing a...Show More
Recent DiscussionsDK-DEV-AGI027-RA QSPI Verification FailsCyclone 5 SoC FPGA Bank Supply PrerequisiteAGILEX 5 Migration issueTo INTEL - Request for Compliance Data from Analog Devices, IncArria 10 GX RX max intra-differential pair skew