New bie on timing constraints

One use of clock jitter (in dspbuilder) is to force it do better fmax at the expense of resource. DSPbuilder does not accept setting sys clk to incorrect higher value so here jitter is practical for tool.