Forum Discussion
Altera_Forum
Honored Contributor
Honored ContributorNew bie on timing constraints
Hello Experts, I have been new in Altera & Quartus. I am trying to understand the need for constraints like 'set_clock_latency' , 'set_clock_uncertainity' in FPGA's. For me these constr...
Altera_ForumHonored Contributor
Honored ContributorOne use of clock jitter (in dspbuilder) is to force it do better fmax at the expense of resource. DSPbuilder does not accept setting sys clk to incorrect higher value so here jitter is practical for tool.
