Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
13 years ago

New bie on timing constraints

Hello Experts, I have been new in Altera & Quartus. I am trying to understand the need for constraints like 'set_clock_latency' , 'set_clock_uncertainity' in FPGA's. For me these constr...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
13 years ago

You are right about PLLs but the compiler wouldn't know your clock if it is external. Moreover the compiler wouldn't know the timing pattern required for io so you need to tell it. It also needs help to set false paths or multicycles(these may be automated in future!)