Forum Discussion

Honored Contributor

14 years ago

need help in correcting errors in fifo verilog

Can u help me debug errors in the fifo code? I am trying to find error but I have not suceeded in finding any. module newfifo(rst, clk, din, wr_in, //write_enable signal rd_in,...

Altera_Forum

Honored Contributor

14 years ago

you will get one clock delay from address sampling point at least since sampling is at clock edge e.g. when address = 0 then it is read as zero at incoming clock edge and data0 becomes available at next clock edge.

With regards to x states this is trivial, you can just initilise your array mem but is not essential.

Forum Discussion

need help in correcting errors in fifo verilog

Recent Discussions

Cyclone 5 SoC FPGA Bank Supply Prerequisite

AGILEX 5 Migration issue

To INTEL - Request for Compliance Data from Analog Devices, Inc

Arria 10 GX RX max intra-differential pair skew

MAX10 Bitstreams Authentication