Forum Discussion

New Contributor

2 years ago

native phy

Hi： I use native phy to design SDI routine. The data rate of Native PHY is 2970M and the data width is 20bit, and the simulation can be serialized normally. However, after the data rate of Native...

Configuration

AqidAyman_Altera

Regular Contributor

2 years ago

If you refer to the user guide, there is a mention in the note that supported FPGA fabric to PCS interface widths and the supported data rates are pending characterization.

https://www.intel.com/content/www/us/en/docs/programmable/683617/21-1/using-the-transceiver-native-phy-ip-core.html

Forum Discussion

native phy

Recent Discussions

Will serialization factor of 6 in LVDS serdes IP be supported in the future on Agilex5?

Cyclone 10 LP's Extended Industrial parts

Avalon-ST configuration with Agilex 3 fails

Agilex5 A5EB013BB23BE4S BSDL

Cyclone IV E – PLL Power Track Width Recommendation Clarification