Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
15 years ago

Modelsim test vector to verify DDC/DUC working?

Hi there, I'm looking for Modelsim version in verilog test vector to verify my DDC/DUC working good or not. By using signal generator as input and look at signalTap to see the result. But no...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
15 years ago

Thank pancake,

Is there samples already done in Matlab to .txt file? I already have a framework in modelsim and needs to read inputs from .txt file. Yeah, this is what I'm looking for.