Altera_ForumHonored Contributor13 years agoMinimum pulse width violation for altsyncram Hi, all, During timing analisys I get unexpected minimum pulse width violation for clock signal in very simple project with altsyncram. I am using TimeQuest Timing Analyzer in Quartus II v12 an...Show Moremultiple-attachments.zip30 KB
Altera_ForumHonored Contributor13 years agoThank you Rysc, I guess what I get is indeed the limitation of embedded memory.
Recent DiscussionsQuartus Prime Pro 25.1 fatal error during fitter: Windows "Efficiency mode" requiredInquiry regarding purchasing FPGA licensesCyclone 10 LP's Extended Industrial partsAgilex 7 F/I Series True Differential Input TerminationSolvedAgilex 7 F Series Transceiver Pins Allowed Voltages During Powerup/When UnpoweredSolved