Altera_ForumHonored Contributor13 years agoMinimum pulse width violation for altsyncram Hi, all, During timing analisys I get unexpected minimum pulse width violation for clock signal in very simple project with altsyncram. I am using TimeQuest Timing Analyzer in Quartus II v12 an...Show Moremultiple-attachments.zip30 KB
Altera_ForumHonored Contributor13 years agoThank you Rysc, I guess what I get is indeed the limitation of embedded memory.
Recent DiscussionsLooking for the Document ID 854068SolvedAbout floating voltage of the Agilex 3 power on resetSuggestion of carry chain type TDC of Cyclone 10 GX FPGA chipsIP components used in the design have conflicting settings. Intel PCIE Ftile MCDMAImplementation of lower data rate.