Altera_ForumHonored Contributor10 years agoMe and my simple questions: Can I do this in FPGA? Hi dear Altera friends. Sorry for the simple questions, i'm a beginner. My FPGA is DE1-SoC University, i'm learning how to use it. My question today is the following one: Until now, with t...Show MoreUntitled.png15 KB
Recent DiscussionsWill serialization factor of 6 in LVDS serdes IP be supported in the future on Agilex5?Cyclone 10 LP's Extended Industrial partsAvalon-ST configuration with Agilex 3 failsAgilex5 A5EB013BB23BE4S BSDLCyclone IV E – PLL Power Track Width Recommendation Clarification