--- Quote Start ---
I will create some states to my FSM that reads the first word from flash to check the byte order. Creating QSYS is not 'easy' for me ;)
--- Quote End ---
Here's a tutorial to help ease the burden ...
http://www.alterawiki.com/wiki/using_the_usb-blaster_as_an_sopc/qsys_avalon-mm_master_tutorial To access the flash you can use Altera's tristate bridge, or you can be lazy and just drive the flash with PIOs and then manually assert chip-select, output-enable, and then address, and read the data. This is a quick-and-dirty test, so that would be acceptable :)
--- Quote Start ---
What is the difference between RBF and RPD? I'm currently enabling RBF generation via the QII Device Settings dialog.
--- Quote End ---
I'm not sure. I used to generate RBF files for Stratix II devices. Generate both and look at them in a binary editor ... stick with RBF if that is what you have been using.
--- Quote Start ---
In previous designs (Cyclone II) I could program via PS simply by shifting out the data byte by byte (LSB first, i think).
--- Quote End ---
Yep, that is correct
http://www.ovro.caltech.edu/~dwh/carma_board/fpga_configuration.pdf --- Quote Start ---
Essentally, I want to know whether the PFL grabs the LSByte first when sending the first flash word to the FPGA.
--- Quote End ---
It should ... but PFL didn't meet my requirements, so I wrote my own per the doc I just linked to.
Cheers,
Dave
Honored Contributor
