Altera_ForumHonored Contributor9 years agoMAX-10 Input clock information Hi Folks, I am using MAX-10 FPGA (P/N: 10M02SCU169C8G) in my design. Application of the FPGA is to manage board controls and power sequencing. Here clock input information is limit...Show MoreCapture3.jpg20 KB
Recent DiscussionsQuesta Starter license missing FEATURE/INCREMENT lines”Issue with configuring EPCQ64A & Cyclone10LP using NiosV as processor.Error with PDN Tool 2.0 for Cyclone VTrouble Getting started with Stratix 10 SOCSolvedJTAG Chain Broken on Agilex 7-I Dev Kit