Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
9 years ago

MAX-10 Input clock information

Hi Folks, I am using MAX-10 FPGA (P/N: 10M02SCU169C8G) in my design. Application of the FPGA is to manage board controls and power sequencing. Here clock input information is limit...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
9 years ago

32kHz is not going to be high enough, no. You're I2C is likely to operate at a minimum of 100kHz. Whilst this is not a particularly 'high rate', you'll need a clock speed higher than that to operate the logic for it.

You shouldn't need to worry about anything JTAG. I wouldn't expect you to need to supply any clock, as part of your design, for that.

Yes, you can use the DPCLK pins. However, they cannot drive a PLL (should you end up wishing to use one). Any of the 'CLKxx' pins will also allow you to to drive a PLL as well as being able to drive suitable global routing resources.

Cheers,

Alex