Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
13 years ago

LVDS_RX and ADC

I'm using an AFE5808EVM from TI. It is an 8 channel ADC that utilizes LVDS to offload sampled data. The clock rate is 40MHz, adc resolution is 12bit. I set up an LVDS_RX megafunction with the f...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
13 years ago

--- Quote Start ---

Frame signal for what? Theres the frame signal from the ADC, and the frame signal that is created by the LVDS_RX block. Could it be something to do with the way I assign LVDS pins? This is driving me crazy.

--- Quote End ---

I just know a little about the LVDS.You can read this page to find some thing (http://www.alteraforum.com/forum/showthread.php?t=32288&page=2). And also you can read the user guid(http://www.altera.com/literature/ug/ug_altlvds.pdf).

There have two alignment that you need considner.

1.Bit alignment.Use pll phase adjust to implement.

2.World alignment.Use frame signal to align the word boundaries of the incoming serial data.

Good luck.