Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
13 years ago

LVDS_RX and ADC

I'm using an AFE5808EVM from TI. It is an 8 channel ADC that utilizes LVDS to offload sampled data. The clock rate is 40MHz, adc resolution is 12bit. I set up an LVDS_RX megafunction with the f...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
13 years ago

It could be a clock phase issue. Be sure that signaltap is running on the clock that the data from the ADC is registered on. Also, you may try changing the phase you register the data from the ADC. Try 180, 270, and even in-phase with the clock to the ADC.

It probably isn't noise on the lvds lines (although I can't rule it out 100%).