Forum Discussion
1 Reply
- Altera_Forum
Honored Contributor
Hello,
altlvds_rx Megafunction by default includes instantiation of a PLL that generates bit clock from frame clock. With source synchronous transmission, only a frame clock is available normally. Regards, Frank