Forum Discussion

Honored Contributor

13 years ago

LVDS input Clock Pin

Hi, I'm using an ADC AFE5808 from TI with LVDS output. I use a Cyclone IV EP4CE75F23I8L and the mega function Altlvds_rx. I configure the rx_inclock pin ADC_CLK_D_P as LVDS pin with his ...

Altera_Forum

Honored Contributor

13 years ago

ADC_CLK_D_PO has to be on a dedicated clock pin. Where do you have it assigned? Does it work if you let it float?

Forum Discussion

LVDS input Clock Pin

Recent Discussions

Agilex 5 FPGA EMIF: sharing LPDDR4 reference clock between Bank 3A and Bank 3B

There are distinct scratches on the BGA substrate, extending beneath the solder balls.

EP4CE30F23C8N scratches

The DC_FIFO issue of Cyclone 10 GX devices

MT25Q512 Programming Issue When Connected to Cyclone 10CX150Y