Forum Discussion
Altera_Forum
Honored Contributor
Honored Contributorlpm_fifo error
Fifo specification lpm_dcfifo showahead 8 bit in 32 bit out 8bit x 2048 Size 40 Mhz writeclk 85 Mhz readclk Fifo created with megawizard Quartus 7.2sp3 underflow and overflow pr...
Altera_ForumHonored Contributor
Honored Contributor --- Quote Start --- ... the wreq was not properly held during a positive edge on the wrclk... --- Quote End --- That sounds like something that should have been reported by a timing violation. Did you get a reported violation? Or did you not have the wrclk constrained or not have the write request synchronized to the write clock?
