Forum Discussion
Altera_Forum
Honored Contributor
14 years agoDepends on your requirements for the 30 MHz clock. If you can accept larger jitter for it, a regular all-digital PLL can be solution. Alternatively, a quasi-continuous digital PLL (jitter < 0.5 ns) can be build using the PLL dynamic phase shift feature, but the lock range will be limited.