Looking SPI master/slave in verilog sample

Hi there, Does anybody has a very simple sample of SPI protocol in simulation about master/slave in verilog? Looking for sample how to connect SPI master to SPI slave and verify in modelsim. ...