Forum Discussion

SBake8's avatar
SBake8
Icon for New Contributor rankNew Contributor
6 years ago

Looking for an example Max-10 Quartus project with LVDS I/O

I'm looking for an example Max-10 Quartus project that uses LVDS I/O. I do not need SERDES. I plan to run the LVDS pins at 100MHz clock rate. I plan to use Verilog source code. Thanks,
  • JPott5's avatar
    JPott5
    Icon for New Contributor rankNew Contributor
    6 years ago

    There is nothing there for LVDS on the Max 10. Are there any other sources of example code for an LVDS Receiver SERDES on the Max10?