Forum Discussion
Altera_Forum
Honored Contributor
11 years agoHello. You were able to come up with an FPGA design to control this chip? I'm looking to do the same thing. Do you just ping the TX and RX fifos with the interrupts for incoming packets? The document for the part kind of stinks, but do you have something better for reference?