Keeping I/O pins to GND during power up

Hello everybody from southern Germany, I am using a CPLD in a design which drives 4 fullbridge mosfet drivers , and thus while the system is powering up I need to ensure that the I/O's whic...