Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
15 years ago

JTAG to Avalon master bridge usage

Hi, The main issue i want to ask is whether the jtag to avalon master bridge IP core can be used to communicate data between PC and the FPGA, even if the board does not have JTAG connector. My ...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
15 years ago

Hi,

Thanks a lot guys. The issue was with my clock. I found the clock which i had assigned not toggling in the Signal Tap. I changed the assignment and it is working fine now.

Regards

Hari