Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
14 years ago

Jtag signal integrity program

Hi all: I have develop a custom board of stratix iv gx, with jtag and AS configuration. I find: 1) One week before, I can debug the fpga through jtag with USB-blaster cable(Rev C), and con...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
14 years ago

I solved the problem by change some decouple capacity of VCCPGM pin.But I have found it can't configurate sucessfully if TDO have no pullup resistor.