JTAG Access for ID Read

Hello All , I have designed a JTAG controller using FPGA I could verify my write sequence by monitoring TMS and TDO on the scope , All the signal looks fine on the scope And I hope to...