IP starting up stability

Hi, I work on cyclone IV FPGA with Quartus 10.1 I have an IP which behaves differently in every starting up of the FPGA. Is there a safe way of configuring the fpga (with mode erase a...