Altera_Forum
Honored Contributor
14 years agoI/O Pin voltage
Hello, I am trying to design a simple multiplexer using the Cyclone III FPGA on the DE0 board. I am using the PLL to divide the 50MHz on board clock down to the appropriate speed. However whenever...