Altera_ForumHonored Contributor12 years agointerfacing fft megacore ip with nios processor i need to interface altera's fft ip core with nios processor.fft core is implementing 16k fft.To interface this fft core with scatter gather dma i made following 'manipulation' of fft core. wha...Show More
Altera_ForumHonored Contributor12 years agothanks for the reply.but i'm using quartus9.0.Is there any Qsys in it?? [
Recent DiscussionsCyclone-V SCFIFO - adding ECC to M10K/MLAB/Auto memoryWill serialization factor of 6 in LVDS serdes IP be supported in the future on Agilex5?System PLL of Agliex5 PCIE example design cannot be locked after configurationJTAG Chain Broken on Agilex 7-I Dev KitRequest for Cyclone V Pinout File Information