Interfacing DDR SDRAM with Stratix II

Question

I am new to FPGA designing. I want to interface Stratix II (EP2S60F672C3N) with Micron 46V16M16 (4 Meg x 16 x 4 banks).How should I start my implementation ?

1) Using SOPC builder to integrate the DDR SDRAM with the NIOS II soft processor

or

2) Using Megawizard IP that generates the Controller and PHY to interface with the DDR SDRAM?

Please explain in depth if possible(I am new to interfacing memory).Thanks in advance.

-Satish

altera_forum · Answer

SOPC Builder is toold that allows you build easily a stem from different component or péripherals (Nios II, memory, uart, custom péripheral,..)

If inside SOPC Builder, you add a DDR2 controller, it will automatically open the Wizard IP to configure the controller, then add it to your SoCs system.

Forum Discussion

Interfacing DDR SDRAM with Stratix II

1 Reply

Recent Discussions

Avalon-ST configuration with Agilex 3 fails

Cyclone IV E – PLL Power Track Width Recommendation Clarification

Operating temperature for 10M08DCF256A7G

System PLL of Agliex5 PCIE example design cannot be locked after configuration

Download links not working