Altera_ForumHonored Contributor15 years agoInput Clock Multiplexer for PLL (CIII) Hi, I am have the following problem: I get three separate clock into my CIII FPGA (on dedicated clock inputs) and I need to choose one of the three and apply it to a PLL to frequency multiplic...Show More
Recent DiscussionsAvalon-ST configuration with Agilex 3 failsAgilex5 A5EB013BB23BE4S BSDLCyclone IV E – PLL Power Track Width Recommendation ClarificationOperating temperature for 10M08DCF256A7GSystem PLL of Agliex5 PCIE example design cannot be locked after configuration