Altera_ForumHonored Contributor14 years agoI2S receiver clocked on "high-transition-time" clock I am using a cyclone IV device to read data from an AD (I2S bus). the receiving logic is clocked on the I2S clock. the problem is that the "receiver" module does not produce any signal-activity...Show More
Recent DiscussionsAGRW027R28A2I2V Thermal ModelWhy does PTA show zero W for F-tiles in Hierarchical Design EditorArria 10: Remote Update Factory Fallback won't work & Watchdog does not triggerWorst-Case Completion Time for PLL Dynamic Phase Shift (PHASESTEP → PHASEDONE)Cannot access SSLC portal for Questa License