Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
14 years ago

i do'nt want to remove redundant logic...

i want to implement ring oscillator with NOT gates but when i synthesize it, the synthesis tool remove the redundant logic, but my requirement is to keep redundant logic.. so plz someone help me to s...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
14 years ago

--- Quote Start ---

you r right ..... i m using it for delay...... thank u.... ok , i'll try xilinx forum.. thanks

--- Quote End ---

Please note that using logic cells for delays is not reliable, whatever technology you use.

edit - But its probably useful for an oscilator! :rolleyes: